We report on high-performance n-channel thin-film transistors ͑TFTs͒ fabricated using amorphous indium gallium zinc oxide ͑a-IGZO͒ and amorphous Ba 0.5 Sr 0.5 TiO 3 ͑a-BST͒ as the channel and gate dielectric layers, respectively. a-BST/ a-IGZO TFTs achieve low-voltage operation with a high saturation mobility value of 10Ϯ 1 cm 2 / V s, excellent subthreshold slopes of 0.06Ϯ 0.01 V/decade, a low threshold voltage of 0.5Ϯ 0.1 V, and a high on-off current ratio up to 8 ϫ 10 7 ͑W / L = 1000 m / 5 m͒ at 3 V. The high capacitance density of a-BST ͑145Ϯ 2 nF/ cm 2 ͒ and the small contact resistance, smaller than the channel resistance, are responsible for the high performance of these TFTs. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.3054335͔
Recently, transparent oxide-based thin-film transistors ͑TFTs͒ have attracted much attention because of their high electron mobilities ͑Ͼ10 cm 2 / V s͒ and because they can be processed at low temperatures to produce large-area displays with the potential of low production costs. 1 However, large operating voltages are often required to achieve high mobility and high on-off current ratio in such TFTs. For circuit applications, such as inverters, ring oscillators, and backplane circuits for mobile displays, low-voltage and highfrequency operations are desirable. For low-voltage operation, small threshold voltage ͑V T ͒, small subthreshold slope ͑S͒, and high on-off current ͑I on−off ͒ ratios need to be achieved. Consequently, TFTs that exhibit high mobility with a high capacitance density are desirable. Recently, a ZnObased TFT using Mg-doped Ba 0.5 Sr 0.5 TiO 3 ͑BST͒ gate insulator on a polyethylene terephthalate ͑PET͒ substrate was fabricated at low temperatures. 2 This TFT showed a fieldeffect mobility of 16.3 cm 2 / V s, subthreshold slope of 0.4 V/decade, and on-off current ratio of 6.4ϫ 10 4 at 6 V. However, ZnO films are polycrystalline even when deposited at room temperature. This leads to channels with grain boundaries that deteriorate the TFT stability, uniformity, and performance of its electrical characteristics. 3 In contrast, indium gallium zinc oxide ͑IGZO͒ films deposited by physical vapor deposition or rf-magnetron sputtering show an amorphous nature. Using Y 2 O 3 ͑ r ϳ 14͒ 4,5 as gate dielectric, high-performance amorphous-IGZO ͑a-IGZO͒-based TFTs have been reported, with electron mobilities over 10 cm 2 / V s, V T = 1.4 V, and S = 0.20 V/decade. Despite operating below 6 V, the low V DS region on these TFTs shows strong nonlinear effects that are commonly associated with a source-drain contact resistance ͑R c ͒ limited behavior. The source-drain contact resistance effectively limits the maximum transconductance, g m = ‫ץ‬I DS / ‫ץ‬V GS , attainable at a given mobility and channel length, therefore increasing the subthreshold slope S = ͓‫͑ץ‬log I DS ͒ / ‫ץ‬V GS ͔ −1 and decreasing the cutoff frequency f T = g m / 2C gate . Therefore, R c is the limiting factor to achieve low-voltage and high-frequency TFT operation.
In this paper, we report on the use of a high-k, amorphous Ba 0.5 Sr 0.5 TiO 3 ͑a-BST͒, gate dielectric to produce high-performance n-channel TFT driven by an a-IGZO channel layer. These TFTs combine a high mobility of 10Ϯ 1 cm 2 / V s, low V T of 0.5Ϯ 0.1 V, and I on−off current ratio up to 8 ϫ 10 7 at low operating voltages ͑Ͻ3 V͒. We also demonstrate that g m in these TFTs is not limited by R c in the linear and saturation regions in devices with channel lengths ranging from 100 m down to 5 m. The negligible contribution of R c allows to achieve extremely small subthreshold slopes S = 0.06Ϯ 0.01 V/decade, opening the potential for low-voltage and high-frequency TFT operation.
In this work, TFTs were fabricated with a bottom-gate and top-contact source and drain electrodes. First, indium tin oxide ͑ITO͒ on a glass substrate was cleaned and used as the common gate electrode. A 170 nm thick a-BST gate dielectric layer was deposited onto the ITO on glass substrate by rf sputtering without substrate heating using a power of 150 W, a working pressure of 5 mTorr, and an O 2 / Ar ͑6 / 4͒ atmosphere. A 30 nm thick a-IGZO ͑Ga 2 O 3 :In 2 O 3 : ZnO =1:1:2 mol %͒ active layer was then deposited by rf sputtering at room temperature and using a power of 125 W, a working pressure of 5 mTorr, and an O 2 / Ar ͑1 / 10͒ atmosphere. After deposition of the a-IGZO layer, the device was annealed at 325°C for 30 min in air. To define the channel, a-IGZO layer was patterned by wet-etching process using hydrochloric acid ͑HCl: H 2 O=100:1͒ diluted in de-ionized water. To provide access to the gate electrode, a-BST was selectively patterned using hydrofluoric acid ͑HF:H 2 O =10:1͒. Then, Ti ͑6 nm͒ and Au ͑120 nm͒ were sequentially e-beam deposited and patterned by lift-off process to form the source and drain electrodes, creating a total overlap area of 1.462ϫ 10 −3 cm 2 with the gate electrode. Although BST is a well-known high-k dielectric in its polycrystalline phase, the voltage-dependent dielectric constant characteristics that make it attractive for dynamic random access memories and tunable microwave devices 6 are less desirable to achieve low-voltage and high-frequency operating TFTs. In contrast with its polycrystalline phase, which requires high deposition temperatures, a-BST films can be fabricated using rf sputtering at room temperature. Figure 1 shows x-ray diffraction ͑XRD͒ patterns confirming the amorphous nature of the BST films right after room temperature deposition and after annealing for 1 h at 325°C in air. While the dielectric constant of the amorphous phase ͑ r =28͒ is smaller than that of the polycrystalline phase ͑ r Ͼ 100͒, 7 a-BST shows no appreciable dielectric tunability. The inset of Fig. 1 shows that the dielectric capacitance measured in Au͑120 nm͒ / Ti͑5 nm͒ / a-BST͑170 nm͒ / ITO/glass samples using an Agilent 4284A LCR meter decreases only by 3.0% with frequencies ranging from 1 to 100 kHz and bias voltages between −3 and 3 V. This behavior is consistent with BST's amorphous nature and also is indicative of a low defect concentration. 6, 7 In these samples, the capacitance density is estimated to be 145 nF/ cm 2 with breakdown field values of 1.4 MV/ cm or higher. The leakage current densities were highly asymmetric due to the different electrodes ͑ITO bias electrode and Ti/ Au ground electrode͒ with values of Ͻ10 −7 and 1 ϫ 10 −4 A / cm 2 at bias voltages of −3 and +3 V, respectively. Therefore, a-BST combines a large voltage and frequency independent dielectric constant which is desirable for the fabrication of a-IGZO-based TFTs with a large capacitance density.
Several a-BST/ a-IGZO TFTs were fabricated using a channel width of W = 1000 m and channel lengths ranging from 100 to 5 m. Figure 2 shows the measured transfer and output characteristics of the a-BST/ a-IGZO TFT with a W / L = 1000 m / 5 m. The output characteristics ͑drain current I DS versus drain-source voltage V DS at multiple constant gate-source voltages V GS ͒ and transfer characteristics ͑I DS versus V GS at fixed V DS ͒ of the TFTs were measured using an Agilent E5272A medium-power source/monitor unit connected to a probe station. The saturation mobility ͑͒ and threshold voltage ͑V T ͒ were derived from a linear fitting to a ͑I DS ͒ 1/2 versus V GS plot ͑I DS is the source-to-drain current, V GS the gate-to-source voltage͒ using the equation
where W is the channel width, L is the channel length, 0 is the free-space permittivity, r is the relative dielectric constant of the gate insulator ͑ r = 28 for a-BST͒, and d is the thickness of the gate insulator. The subthreshold slope ͑S͒ was extracted from the linear portion of a log͑I DS ͒ versus V GS plot. All a-BST/ a-IGZO TFTs exhibited n-channel transistor behavior with saturation mobilities of 10Ϯ 1 cm 2 / V s, operating in the enhancement mode, with excellent subthreshold slopes of 0.06Ϯ 0.01 V/decade, low threshold voltages ͑0.5Ϯ 0.1 V͒, and a high on-off current ratio up to 8 ϫ 10 7 at 3 V ͑W / L = 1000 m / 5 m͒. The average values and standard deviations were calculated from the measurements of 20 devices with 4 devices per given channel length. The leakage current ͉I G ͉ as a function of V G was also measured at V DS = 0 V. As shown in Fig. 2 , even in these common gate devices, the leakage current in the off region is around 10 −10 A and that in the on region does not contribute more than 0.1% to the signal current. Further reduction in the leakage currents can be achieved by pattering the gate electrode.
Unlike organic or a-Si TFTs, very little experimental work has been reported on the source-drain contact resistance, R c effects on oxide TFTs. In short channel a-IGZO TFTs, contact resistance effects can limit the electrical performance by decreasing the field-effect mobility ͑ FE ͒.
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Therefore, even in top-contact bottom gate oxide-based TFTs, it is important to quantify the influence of R c on the overall electrical performance. As previously mentioned, R c decreases FE which in turn limits the maximum g m attainable in a TFT with a given intrinsic mobility and channel length. In the absence of contact resistance effects, in the linear and saturation regions g m ϰ C gate WL −1 . Figure 3͑a͒ shows that g m , calculated as its maximum value as a function of V GS , follows the expected L −1 dependence in TFTs down to 5 m channel lengths. This behavior is only explained if remains constant as a function of L, its standard deviation is around 10% in both regions, since as shown in the inset of Fig. 1, C Figure 3͑b͒ shows that even if in the saturation region R c and R ch are larger than in the linear region due to channel pinchoff at the drain contact, 12 in both regions R ch W Ͼ R c W above V GS = 1.5 V and at V GS =3 V, R c W Ͻ 50 ⍀ cm represents Ͻ20% of R ch W. Studies are underway to determine the origin of the very small contact resistance observed in our devices. However, it is expected that the major contribution to R c comes from the bulk a-IGZO layer rather than from the a-IGZO/source͑drain͒ interface. [8] [9] [10] In summary, we have demonstrated high-performance top-contact bottom-gate n-channel a-IGZO TFTs that use a 170 nm thick a-BST ͑ r =28͒ as a gate dielectric material. a-BST films deposited at room temperature by rf sputtering show negligible frequency and voltage dependence. With a high gate dielectric capacitance density of 145 nF/ cm 2 , a-BST/ a-IGZO TFTs show high saturation mobility values of 10Ϯ 1 cm 2 / V s, low threshold voltages of 0.5Ϯ 0.1 V at 3 V, and on-off current ratios up to 8 ϫ 10 7 . The very low source-drain contact resistance Ͻ50 ⍀ cm at 3 V obtained in these TFTs allows for very small subthreshold slopes of 0.06Ϯ 0.01 V/decade and a channel length independent mobility which does not limit the transconductance and potentially allows for TFTs capable of low-power and highfrequency operation. 
